This paper proposed an efficient phase-locked loop (PLL) that features zero steady-state error of phase and frequency under voltage sag. phase jump. harmonics. DC offsets and step-and ramp-changed frequency. https://countryscenesaddleryandpetsuppliers.shop/product-category/chaps/